Current viewing resistor (CVR) based measurement of a high frequency switching cell is presented. The drain current of the low-side GaN HEMT switch was measured at 100 kHz switching frequency for a maximum load current of 8 A and a dc input of 80 V. To analyze the results, both simulations and experiments were used. The parasitic elements of the PCB layout (i.e. calculated using the Ansys-Q3D Extractor software) were included in the simulation model. This paper explains the consequences of mounting CVRs in the commonsource path of transistors compared to a circuit without a CVR. Simulation results are found to be in very good agreement with measurements. Hence, the simulation model can be used to estimate the current waveforms when it is not desirable to resort to intrusive measurement methods.
I. INTRODUCTION
Wide bandgap semiconductor materials enable power transistors to operate at high frequencies, high voltages and at high temperatures. In particular, Gallium Nitride (GaN) is attractive to build high electron-mobility transistors (HEMTs). They offer higher power density and lower on-resistance over silicon based counterparts. Therefore, lower losses are expected with a favourable impact on the heat dissipation strategy with a gain in mass. Due to a relatively stable threshold voltage over the range of 25 o to 150 o C and the positive temperature coefficient of the on-resistance, GaN HEMTs are more desirable for parallel configurations. However, a slight mismatch in the threshold voltage from one device to another may degrade the current distribution during switching. These circumstances are especially concerning as the GaN HEMTs have very fast switching times (with few tens of nanoseconds) and large oscillations may arise during transients.
To apply them in practical situations, it is important to examine the switching behaviour in order to identify and control these high current-voltage transients. However, these current waveforms are particularly difficult to measure without disturbing the behaviour of the circuit.
There are many current measuring concepts based on some basic physical principles [1] , [2] . Most of the novel sensors are incorporated with digital signal processing technologies to achieve greater noise immunity and stringent design constraints of a printed circuit board (PCB). Primarily, the current sensor (CS) techniques are based on;
• Shunt resistor-based transducers [3] - [5] . • Magnetic induction-based transducers (Rogowski coils, current transformers) [8] - [9] . • Magnetic-field based transducers (Hall effect, flux gate, magnetoresistive-MR) [10] .
In general, shunt resistor-based CSs (SR-CS) are simple, highly linear and cost effective but they do not provide galvanic isolation [3]- [5] ; whereas magnetic induction or field-based CSs are galvanically isolated [8] - [10] . However, compared to high-performance SR-CS (such as coaxial shunts) the bandwidth of Rogowski coil CSs is 10-100 times smaller and they introduce delays. Furthermore, the Rogowski coils cannot sense DC or low frequency currents.
Transformer-based CSs are applicable only for AC or high frequency pulse current. Planar transformers with high power are available for on-board integration [11] , however, they are physically larger than other CSs.
Compared to the SR-CSs, the hall effect sensors and the fluxgate suffer from imperfections due to offset and gain drift under temperature. The dynamic response of a magnetoresistive (MR) CS is faster than a hall-based alternative sensor. However, it requires specific layout in designing primary bus bar to measure MR-based current, which is challenging in a compact design [12] . 978-1-7281-4878-6/19/$31.00 ©2019 IEEE Figure 1 illustrates some commonly used CS resistor types with a comparison of the rated power against both resistor value and temperature coefficient [4] . As illustrated in Fig. 1 , metal strips, high power exposed element-based devices and coaxial shunts resistors exhibit better temperature coefficient than that of a current sense metal alloy. However, the high power resistors are larger than the current sense metal alloy and they have parasitic inductances in the order of tens of nanohenries. Materials with high density (high thermal capacity and low specific heat) reduce the size of the resistor and are suitable for compact applications.
The coaxial shunts (also known as current viewing resistors-CVR) are suitable for high-frequency measurements despite of the constraints in their continuous operations that can cause thermal issues, and relatively large dimensions. They have extremely flat frequency response from DC to 2 GHz, present high performance in rise time and in accuracy. The CVRs are noise immune and have fast response for high current measurements (e.g. 5 kA with a 20 ns rise time) [6] . They have no offset and do not require an auxiliary power supply.
This paper presents a study on current measurements of a high frequency GaN device using a CVR. An experimentbased analysis was conducted to investigate the impact of mounting a shunt resistor in the power commutation path. For further evaluations, a simulation model of the circuit was used. The Section II describes about a coaxial shunt resistorbased current sensor followed by basic configurations of a test prototype. The experiment setup, test conditions and the experimental results are detailed in Section III. In Section IV, an analysis of the experiment and simulation results are presented. Practical issues and suggestions to address those issues are described in Section V with a conclusion. Fig. 2 (a) is a simplified equivalent circuit of a shunt resistor. Here, R cs is the rated resistance while r s and L s are parasitic resistance and inductance respectively. The parasitic inductance in the CVR limits the operation bandwidth. To minimize the uncertainty of the resistor value, the voltage across the CVR is measured by Kelvin bridge connections.
II. CURRENT VIEWING SHUNT RESISTOR-BASED

MEASUREMENTS
Illustrated in
Selection of an appropriate power rating of a resistor is made according to its joule losses (I 2 R, where I is the maximum continuous current requirement of the application and R is nominal resistance). To reduce power dissipation, smaller resistor values are preferred. Shunt resistors with very low inductance or CVRs are being used in high frequency applications [5] .
For this study, a lead connection type CVR with 25 mΩ resistance [15] shown in A. An overview and the experimental prototype
The main objectives of the experiment are to obtain CVRbased current measurements at high frequency operation and to observe the effect of inserting a CVR in the power path. To achieve them, two test cases are considered: case 1prototype with the CVR and case 2-CVR unmounted prototype. A comparison of the voltage and current waveforms of the two cases can be used to observe the deviations. For the case 2, the current measurements can be predicted by a simulation model. Therefore, a precise model is essential for reliability of the study. This can be validated by replicating the experiment results.
The basic configuration of the test circuit is a half-bridge converter built with a GaN HEMT as the low-side switch and a Schottky diode in the high-side. Figure 4 illustrates a schematic diagram of the prototype with the CVR. For nonisolated probe measurements, the best position is to mount the CVR in the source path. As shown in Fig. 4 the current sensor was implemented between the source terminal and the common ground that reduce the complexity of having a ground-referenced signal. The output characteristics of the gate driver controls the switching behaviour of the GaN HEMT. By adjusting the gate resistance, on-off transient speeds of the switch can be changed. The pulse width modulated (PWM) signal is supplied through a fiber optics receiver to provide isolation. A capacitor bank is used for decoupling during high current transient. Two 10 µF electrolytic capacitors and six 2.2 µF ceramic capacitors were implemented for decoupling. The key components of the experimental prototype are listed in Table I .
III. EXPERIMENTAL SETUP AND RESULTS
A. Test setup and conditions
The main testing apparatus used in the setup are digital oscilloscope (Tektronix DPO 4034B, 350 MHz) combines with passive voltage probes (Tektronix P6139B, 500 Mhz), a current probe (TCP0030A , dc to >120MHz, 30 A-maximum range), a differential probe (EDITEST GE-8115, 30 MHz bandwidth), and an arbitrary signal generator (DG645 digital delay/pulse generator for PWM generation). For the case of CVR measurements, a BNC cable was used. The EDITEST GE-8115 probe was used to verify the differential voltages obtained by two passive probes.
In general, the prototypes were tested under the conditions that are summarized in Table II . The results presented in the paper are based on an input voltage of 80 V and a maximum load of ∼8 A. The load is a solenoid made with 17 turns wound around a polyvinyl-chloride tube with 5 cm diameter.
Its model corresponds to a 10 µH inductor in series with a 260 mΩ resistor and the bandwidth of 42.5 MHz which in agreement with measured values as shown in Fig. 5 . A repetitive pulse test setup was used to evaluate the switching performance of the GaN device. In the operation of the circuit, a set of discrete pulse is fed to the gate at a repetition rate of 1 kHz to avoid self heating of the GaN device. There were 10 pulses per set, each with 250 ns pulse width and 10 µs pulse period. This corresponds to a 100 kHz switching frequency with 2.5% duty cycle. The oscilloscope is triggered at the 10 th pulse of the set to obtain the measurements. Figure 6 (a) illustrates the case 1 configuration of the CVR mounted printed circuit board (PCB). To avoid adding more parasitics to the circuit, the leads of the CVR connectors were kept short. In the experiment setup, a heat sink was mounted to prevent overheating of the Schottky diode. The measured voltage across the resistor is shown in Fig. 6(b) which was used to estimate drain current. As seen in the figure, the estimated drain current (current via CVR) with respect to drain voltage and load current was obtained. In order to investigate the effect of adding shunt resistor in the power rail, the CVR was removed from the PCB. A copper strip was used to connect source and the ground as shown in Fig. 7(a) and no drain current can be measured in this configuration. Figure. 7 (b) illustrates experimental results acquired from the PCB.
B. Test results
The drain voltages of the two cases can be compared as illustrated in Fig. 8 . The results depicts that the coaxial shunt has a clear influence on the drain to source voltage. Indeed, the coaxial shunt resistor introduces parasitic inductance in the circuit due to its connecting leads. Further, it explains the lower frequency of the ringing compared to the case 2. However, to compare the drain current waveforms in the two cases, it is required to obtain the drain current waveform of the case 2. This can be achieved using a simulation model.
IV. SIMULATION MODEL OF CIRCUIT FOR THE VALIDATION OF EXPERIMENT RESULTS
The aim of the simulation is to replicate experimental results of the case 2 in order to predict the drain current waveform. Further, a model with an ideal layout can be used to compare the parasitic effect of PCB traces. A SPICE-based simulation meta-model was designed based on the simplified circuit diagram with the key components. The manufacturersupplied SPICE models of the GaN HEMT, the Schottky diode and the gate driver were used. The load was represented by an inductor connected in parallel with a parasitic capacitor. Further, the parasitic elements of the decoupling capacitors were included to their models. For the extraction of the PCB layout parasitics, the Ansys-Q3D software was used. Figure 9 (a) illustrates the simplified diagram of the parasitic components considered for this case. In this circuit, both power and the control commutation paths are in the same side of a single layer configuration. The parasitics between the gate and gate-driver output is insignificant due the compact design as seen in Fig 9(b) . Therefore, the parasitics in this path can be neglected.
The values of parasitic components corresponding to the PCB traces were calculated using Ansis-Q3D software. They were included in the SPICE meta-model as seen in Fig. 10 . For better fitting with the experiment curves, some of these values were slightly adjusted. The estimated resistance of the copper strip used in case 2 is approximately 0.15 mΩ, where the length, thickness and the width are respectively 11 mm, 5 mm and 0.254 mm. The simulation results of the case 2 are compared with its experiments as shown in Fig. 11 . The inclusion of stray capacitors of the PCB (i.e. C x1 , C x2 and C x3 ) made the simulation results more comparable to its experiments. The outcome of the approach indicates that the simulation results during transients are in fair agreement with its experiments to predict the drain current waveform.
The manufacturer provides three different models for GS66516T HEMT [16] . The basic model represents the electrical characteristics while the second and the third models are comprised with thermal characteristics, and stray inductances respectively. All three models were studied by comparing the results of simulations with the experiments. For this application, there was no substantial difference in the outcome provided that the absent device parasitics are incorporated externally. Both load and the drain currents are compared during on and off transients. As seen in the figure, the oscillations of the measured drain current during the on-transients are higher compared to a predicted results of case 2. This confirms that measuring drain current using a CVR adds error to the readings. Besides, low frequency oscillations in the measurements can lead to inaccurate estimations of power dissipation in the 
device.
For further investigations, a simulation model was designed with an ideal PCB layout. In this model, the parasitic components related to the PCB traces considered in Fig. 9(a) were ignored. The results of the simulation were used to demonstrate the layout parasitic effect as seen in Fig.s 12 (c) and 12(d) in blue traces. In the ideal case of this design, the drain current waveform would oscillate a minimum of 60 ns during on-transients whereas in case 2 it is approximately 100 ns (see Fig. 12(a) ). A maximum of 40% oscillation period can be reduced by eliminating the parasitic components in the PCB layout. However, compared to both designs the error of drain current through a CVR is high. Although it seems to offer the best current measurement performance, the CVR introduces unavoidable perturbations to the measurements.
V. CONCLUSION
A study of CVR-based drain current measurement is performed. By implementing a fairly precise simulation model, the effect of adding CVR in the power path is observed. The case 2 SPICE simulations achieved a fair agreement of experiment results. The model was able to predict drain current even during transients. Therefore, the PCB without CVR can be consider as more accurate, and may use for analysis of the converter operation. As seen in the results, more perturbations in readings can be reduced by optimizing the PCB design to reduce the copper-track related parasitics. According to the results comparisons, CVR-based measurements introduce considerably oscillations during the on-transients. Despite of slight difference in the period of oscillations, the CVR can measure the drain current during off-transients more accurately.
